Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing)

This document was uploaded by one of our users. The uploader already confirmed that they had the permission to publish it. If you are author/publisher or own the copyright of this documents, please report to us by using this DMCA report form.

Simply click on the Download Book button.

Yes, Book downloads on Ebookily are 100% Free.

Sometimes the book is free on Amazon As well, so go ahead and hit "Search on Amazon"

This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. It brings the results in the direction of merging manufacturing test vector generation and verification.

Author(s): Katarzyna Radecka, Zeljko Zilic
Edition: 1
Year: 2003

Language: English
Pages: 233