Offset Reduction Techniques in High-Speed Analog-To-Digital Converters Analysis Design and Tradeoff

This document was uploaded by one of our users. The uploader already confirmed that they had the permission to publish it. If you are author/publisher or own the copyright of this documents, please report to us by using this DMCA report form.

Simply click on the Download Book button.

Yes, Book downloads on Ebookily are 100% Free.

Sometimes the book is free on Amazon As well, so go ahead and hit "Search on Amazon"

Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.

Author(s): Pedro M. Figueiredo, João C. Vital
Series: Analog Circuits and Signal Processing
Edition: 1
Publisher: Springer
Year: 2009

Language: English
Pages: 395