Languages and Compilers for Parallel Computing: 22nd International Workshop, LCPC 2009, Newark, DE, USA, October 8-10, 2009, Revised Selected Papers

This document was uploaded by one of our users. The uploader already confirmed that they had the permission to publish it. If you are author/publisher or own the copyright of this documents, please report to us by using this DMCA report form.

Simply click on the Download Book button.

Yes, Book downloads on Ebookily are 100% Free.

Sometimes the book is free on Amazon As well, so go ahead and hit "Search on Amazon"

Itisourpleasuretopresentthepapersacceptedforthe22ndInternationalWo- shop on Languages and Compilers for Parallel Computing held during October 8–10 2009 in Newark Delaware, USA. Since 1986, LCPC has became a valuable venueforresearchersto reportonworkinthegeneralareaofparallelcomputing, high-performance computer architecture and compilers. LCPC 2009 continued this tradition and in particular extended the area of interest to new parallel computing accelerators such as the IBM Cell Processor and Graphic Processing Unit (GPU). This year we received 52 submissions from 15 countries. Each submission receivedatleastthreereviewsandmosthadfour.ThePCalsosoughtadditional externalreviewsforcontentiouspapers.ThePCheldanall-dayphoneconference on August 24 to discuss the papers. PC members who had a con?ict of interest were asked to leave the call temporarily when the corresponding papers were discussed. From the 52 submissions, the PC selected 25 full papers and 5 short paperstobeincludedintheworkshopproceeding,representinga58%acceptance rate. We were fortunate to have three keynote speeches, a panel discussion and a tutorial in this year’s workshop. First, Thomas Sterling, Professor of Computer Science at Louisiana State University, gave a keynote talk titled “HPC in Phase Change: Towards a New Parallel Execution Model.” Sterling argued that a new multi-dimensional research thrust was required to realize the design goals with regard to power, complexity, clock rate and reliability in the new parallel c- puter systems.ParalleX,anexploratoryexecutionmodeldevelopedbySterling’s group was introduced to guide the co-design of new architectures, programming methods and system software.

Author(s): Nagarajan Kanna, Jaspal Subhlok (auth.), Guang R. Gao, Lori L. Pollock, John Cavazos, Xiaoming Li (eds.)
Series: Lecture Notes in Computer Science 5898 : Theoretical Computer Science and General Issues
Edition: 1
Publisher: Springer-Verlag Berlin Heidelberg
Year: 2010

Language: English
Pages: 426
Tags: Programming Languages, Compilers, Interpreters; Programming Techniques; Data Structures; Computing Methodologies; Models and Principles; Computer Communication Networks

Front Matter....Pages -
A Communication Framework for Fault-Tolerant Parallel Execution....Pages 1-15
The STAPL pList....Pages 16-30
Hardware Support for OpenMP Collective Operations....Pages 31-49
Loop Transformation Recipes for Code Generation and Auto-Tuning....Pages 50-64
MIMD Interpretation on a GPU....Pages 65-79
TL-DAE: Thread-Level Decoupled Access/Execution for OpenMP on the Cyclops-64 Many-Core Processor....Pages 80-94
Mapping Streaming Languages to General Purpose Processors through Vectorization....Pages 95-110
A Balanced Approach to Application Performance Tuning....Pages 111-125
Automatically Tuning Parallel and Parallelized Programs....Pages 126-139
DFT Performance Prediction in FFTW....Pages 140-156
Safe and Familiar Multi-core Programming by Means of a Hybrid Functional and Imperative Language....Pages 157-171
Hierarchical Place Trees: A Portable Abstraction for Task Parallelism and Data Movement....Pages 172-187
OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers....Pages 188-202
Programming with Intervals....Pages 203-217
Adaptive and Speculative Memory Consistency Support for Multi-core Architectures with On-Chip Local Memories....Pages 218-232
Synchronization-Free Automatic Parallelization: Beyond Affine Iteration-Space Slicing....Pages 233-246
Automatic Data Distribution for Improving Data Locality on the Cell BE Architecture....Pages 247-262
Automatic Restructuring of Linked Data Structures....Pages 263-277
Using the Meeting Graph Framework to Minimise Kernel Loop Unrolling for Scheduled Loops....Pages 278-292
Efficient Tiled Loop Generation: D-Tiling....Pages 293-307
Effective Source-to-Source Outlining to Support Whole Program Empirical Optimization....Pages 308-322
Speculative Optimizations for Parallel Programs on Multicores....Pages 323-337
Fastpath Speculative Parallelization....Pages 338-352
PSnAP: Accurate Synthetic Address Streams through Memory Profiles....Pages 353-367
Enforcing Textual Alignment of Collectives Using Dynamic Checks....Pages 368-382
A Code Generation Approach for Auto-Vectorization in the Spade Compiler....Pages 383-390
Portable Just-in-Time Specialization of Dynamically Typed Scripting Languages....Pages 391-398
Reducing Training Time in a One-Shot Machine Learning-Based Compiler....Pages 399-407
Optimizing Local Memory Allocation and Assignment through a Decoupled Approach....Pages 408-415
Unrolling Loops Containing Task Parallelism....Pages 416-423
Back Matter....Pages -