Principles of Simulation of VHDL models in WebPack

This document was uploaded by one of our users. The uploader already confirmed that they had the permission to publish it. If you are author/publisher or own the copyright of this documents, please report to us by using this DMCA report form.

Simply click on the Download Book button.

Yes, Book downloads on Ebookily are 100% Free.

Sometimes the book is free on Amazon As well, so go ahead and hit "Search on Amazon"

ХНУРЭ, Сыревич Е. Е., для студентов Центра обучения на иностранном языке, язык - англ.
topic: Simulation is a process of driving certain input values (stimuli or tests) on the inputs of your model and checking the results which come from the outputs of the model.
assignment:
Create two models of xor_gate: with and without delay operator.
Simulate both models with the given timing. Your target is to obtain simulation results as it was shown.
Change the input stimuli to be the following
Repeat both simulations (for the code with delay and for the code without it).
Prepare your report. you have to report the following: the truth table, the interface with inputs and outputs, the vhdl model with comments, the results of synthesis in webpack software. Also explain the waveforms manually (4 waveforms all together). Compare them very carefully

Language: English
Commentary: 202417
Tags: Библиотека;Компьютерная литература;Языки описания аппаратуры (HDL);VHDL